3
� �X I � @ s� d Z ddlZddlmZmZmZmZmZmZ ddl m
Z
m Z m Z m
Z
mZmZmZmZmZ dddgZG dd� de�ZG d d� de�ZG d
d� de�ZdS ) z�
pygments.lexers.hdl
~~~~~~~~~~~~~~~~~~~
Lexers for hardware descriptor languages.
:copyright: Copyright 2006-2017 by the Pygments team, see AUTHORS.
:license: BSD, see LICENSE for details.
� N)�
RegexLexer�bygroups�include�using�this�words) �Text�Comment�Operator�Keyword�Name�String�Number� Punctuation�Error� VerilogLexer�SystemVerilogLexer� VhdlLexerc � @ s� e Zd ZdZdZddgZdgZdgZdZde j
dfd e fd
e fd e fd e j fd
e j
fdefdedfdejfdejfdejfdejfdejfdejfdejfdefdejfdefdefd efd ejfd ee e j e �fd ee e j e �d fe �dd�d��e fe �d d�d�d��e j
fe �d
d�d�d��ej fe �d d�d��e j fd�ej!fd�efg d�ed�fd�ej"fd�efd efd�efgd�e j
fd�e j
f�d e j d�f�de j
f�de j
fd e j
d�fg�dej d�fg�d�Z#�d�d� Z$�dS ( r zZ
For verilog source code with preprocessor directives.
.. versionadded:: 1.4
Zverilog�vz*.vztext/x-verilogz(?:\s|//.*?\n|/[*].*?[*]/)+z ^\s*`define�macroz\nz\s+z\\\nz /(\\\n)?/(\n|(.|\n)*?[^\\]\n)z /(\\\n)?[*](.|\n)*?[*](\\\n)?/z[{}#@]zL?"�stringz4L?'(\\.|\\[0-7]{1,3}|\\x[a-fA-F0-9]{1,2}|[^\\\'\n])'z%(\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?z (\d+\.\d*|\.\d+|\d+[fF])[fF]?z([0-9]+)|(\'h)[0-9a-fA-F]+z([0-9]+)|(\'b)[01]+z([0-9]+)|(\'d)[0-9]+z([0-9]+)|(\'o)[0-7]+z\'[01xz]z\d+[Ll]?z\*/z[~!%^&*+=|?:<>/-]z
[()\[\],.;\']z
`[a-zA-Z_]\w*z^(\s*)(package)(\s+)z^(\s*)(import)(\s+)�import�always� always_comb� always_ff� always_latch�and�assign� automatic�begin�break�buf�bufif0�bufif1�case�casex�casez�cmos�const�continue�deassign�default�defparam�disable�do�edge�else�end�endcase� endfunction� endgenerate� endmodule�
endpackage� endprimitive�
endspecify�endtable�endtask�enum�event�final�for�force�forever�fork�function�generate�genvar�highz0�highz1�if�initial�inout�input�integer�join�large�
localparam� macromodule�medium�module�nand�negedge�nmos�nor�not�notif0�notif1�or�output�packed� parameter�pmos�posedge� primitive�pull0�pull1�pulldown�pullup�rcmos�ref�release�repeat�return�rnmos�rpmos�rtran�rtranif0�rtranif1�scalared�signed�small�specify� specparam�strength�strong0�strong1�struct�table�task�tran�tranif0�tranif1�type�typedef�unsigned�var�vectored�void�wait�weak0�weak1�while�xnor�xorz\b)�suffix�
accelerate�autoexpand_vectornets�
celldefine�default_nettype�elsif�
endcelldefine�endif�
endprotect� endprotected�expand_vectornets�ifdef�ifndefr � noaccelerate�noexpand_vectornets�noremove_gatenames�noremove_netnames�nounconnected_drive�protect� protected�remove_gatenames�remove_netnames�resetall� timescale�unconnected_drive�undef�`)�prefixr� �bits�
bitstoreal�bitstoshortreal� countdrivers�display�fclose�fdisplay�finish�floor�fmonitor�fopen�fstrobe�fwrite�
getpattern�history�incsave�itor�key�list�log�monitor�
monitoroff� monitoron�nokey�nolog�printtimescale�random�readmemb�readmemh�realtime�
realtobits�reset� reset_count� reset_value�restart�rtoi�save�scale�scope�shortrealtobits�
showscopes�
showvariables�showvars� sreadmemb� sreadmemh�stime�stop�strobe�time�
timeformat�writez\$�byte�shortint�int�longint�bit�logic�reg�supply0�supply1�tri�triand�trior�tri0�tri1�trireg�uwire�wire�wand� woshortreal�realz[a-zA-Z_]\w*:(?!:)z\$?[a-zA-Z_]\w*�"z#popz/\\([\\abfnrtv"\']|x[a-fA-F0-9]{2,4}|[0-7]{1,3})z [^\\"\n]+z\\z[^/\n]+z/[*](.|\n)*?[*]/z//.*?\n�/z (?<=\\)\nz [\w:]+\*?)�rootr r r c c sB x<t j| |�D ],\}}}|tkr.|j� r.tj}|||fV qW d S )N)r �get_tokens_unprocessedr �isupper�Constant)�self�text�index�token�value� r� �/usr/lib/python3.6/hdl.pyr� � s z#VerilogLexer.get_tokens_unprocessedN)qr r r r r r r r r r! r" r# r$ r% r& r' r( r) r* r+ r, r- r. r/ r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r: r; r< r= r> r? r@ rA rB rC rD rE rF rG rH rI rJ rK rL rM rN rO rP rQ rR rS rT rU rV rW rX rY rZ r[ r\ r] r^ r_ r` ra rb rc rd re rf rg rh ri rj rk rl rm rn ro rp rq rr rs r rt ru rv rw rx ry rz r{ r| r} r~ r r� r� r� r� r� r� r� r� )r� r� r� r� r0 r� r� r� r� r� r� r� r� r r� r� r� r� r� r� r� r� r� r� r� r� r� )4r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� rJ r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� )r� r� r� r� rK r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� )%�__name__�
__module__� __qualname__�__doc__�name�aliases� filenames� mimetypes�_wsr �Preprocr �Single� Multiliner r
�Charr �Float�Hex�Bin�Integer�Octr r
r r� r r � Namespacer �Builtin�Type�Label�Escape�tokensr� r� r� r� r� r s�
c @ s e Zd ZdZdZddgZddgZdgZdZde j
d fd
e e e
je �fd e e e
je �d fd
e fde fde fde jfde jfdefdedfdejfdejfdejfdejfdejfdejfdejfd efd ejfd efd efd efd!e j fe �d��d�d�e
fe �d��d�d�e j
fe �d��d�d�e j f�dxe e
e ��dyfe �d��d�d�e
j f�d{e j!f�d|e fg �d}e j"�d~fg�de�d~f�d�ej#f�d�efdef�d�efg�d�e j
f�d�e jf�d�e j�d~f�d�e j
f�d�e j
fd
e j
�d~fg�d�e j�d~fg�d��Z$�d��d�� Z%�d�S (� r z�
Extends verilog lexer to recognise all SystemVerilog keywords from IEEE
1800-2009 standard.
.. versionadded:: 1.5
Z
systemverilogZsvz*.svz*.svhztext/x-systemverilogz(?:\s|//.*?\n|/[*].*?[*]/)+z ^\s*`definer z^(\s*)(package)(\s+)z^(\s*)(import)(\s+)r z\nz\s+z\\\nz /(\\\n)?/(\n|(.|\n)*?[^\\]\n)z /(\\\n)?[*](.|\n)*?[*](\\\n)?/z[{}#@]zL?"r z4L?'(\\.|\\[0-7]{1,3}|\\x[a-fA-F0-9]{1,2}|[^\\\'\n])'z%(\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?z (\d+\.\d*|\.\d+|\d+[fF])[fF]?z([0-9]+)|(\'h)[0-9a-fA-F]+z([0-9]+)|(\'b)[01]+z([0-9]+)|(\'d)[0-9]+z([0-9]+)|(\'o)[0-7]+z\'[01xz]z\d+[Ll]?z\*/z[~!%^&*+=|?:<>/-]z
[()\[\],.;\']z
`[a-zA-Z_]\w*� accept_on�aliasr r r r r �assertr �assumer �beforer �bind�bins�binsofr� r r! r" r# r� r$ r% r& �cell�chandle�checker�class�clockingr' �configr( �
constraint�contextr) �cover�
covergroup�
coverpoint�crossr* r+ r, �designr- �distr. r/ r0 r1 r2 �
endchecker�endclass� endclocking� endconfigr3 r4 �endgroup� endinterfacer5 r6 r7 �
endprogram� endproperty� endsequencer8 r9 r: r; r< �
eventually�expect�export�extends�externr= � first_matchr> r? �foreachr@ rA �forkjoinrB rC rD �globalrE rF rG �iff�ifnone� ignore_bins� illegal_bins�implies�incdirr rH rI rJ �inside�instancer� rK � interface� intersectrL �join_any� join_nonerM �let�liblist�library�localrN r� r� rO �matchesrP �modportrQ rR rS �new�nexttimerT rU �noshowcancelledrV rW rX �nullrY rZ �packager[ r\ r] r^ r_ �priority�program�propertyr� r` ra rb rc �pulsestyle_ondetect�pulsestyle_onevent�pure�rand�randc�randcase� randsequencerd r� r� re r� � reject_onrf rg �restrictrh ri rj rk rl rm �s_always� s_eventually�
s_nexttime�s_until� s_until_withrn �sequencer� � shortreal�
showcancelledro rp �solverq rr �static�strongrt ru rv �superr� r� �sync_accept_on�sync_reject_onrw �taggedrx r �
throughoutr� �
timeprecision�timeunitry rz r{ r� r� r� r� r� r� r| r} �union�unique�unique0r~ �until�
until_with�untyped�user� r r� �virtualr� r� �
wait_orderr� �weakr� r� r� �wildcardr� �with�within�worr� r� z\b)r� � `__FILE__� `__LINE__�`begin_keywords� `celldefine�`default_nettype�`define�`else�`elsif�
`end_keywords�`endcelldefine�`endif�`ifdef�`ifndef�`include�`line�`nounconnected_drive�`pragma� `resetall�
`timescale�`unconnected_drive�`undef� `undefineall�$display� $displayb� $displayh� $displayo�$dumpall� $dumpfile�
$dumpflush�
$dumplimit�$dumpoff�$dumpon�
$dumpports�
$dumpportsall�$dumpportsflush�$dumpportslimit�
$dumpportsoff� $dumpportson� $dumpvars�$fclose� $fdisplay�
$fdisplayb�
$fdisplayh�
$fdisplayo�$feof�$ferror�$fflush�$fgetc�$fgets�$finish� $fmonitor�
$fmonitorb�
$fmonitorh�
$fmonitoro�$fopen�$fread�$fscanf�$fseek�$fstrobe� $fstrobeb� $fstrobeh� $fstrobeo�$ftell�$fwrite�$fwriteb�$fwriteh�$fwriteo�$monitor� $monitorb� $monitorh� $monitoro� $monitoroff�
$monitoron� $plusargs�$random� $readmemb� $readmemh�$rewind�$sformat� $sformatf�$sscanf�$strobe�$strobeb�$strobeh�$strobeo�$swrite�$swriteb�$swriteh�$swriteo�$test�$ungetc�$value$plusargs�$write�$writeb�$writeh�
$writememb�
$writememh�$writeoz (class)(\s+)� classnamer� z[a-zA-Z_]\w*:(?!:)z\$?[a-zA-Z_]\w*z [a-zA-Z_]\w*z#popr� z/\\([\\abfnrtv"\']|x[a-fA-F0-9]{2,4}|[0-7]{1,3})z [^\\"\n]+z\\z[^/\n]+z/[*](.|\n)*?[*]/z//.*?\nr� z (?<=\\)\nz [\w:]+\*?)r� r� r r r c c sB x<t j| |�D ],\}}}|tkr.|j� r.tj}|||fV qW d S )N)r r� r r� r� )r� r� r� r� r� r� r� r� r� s z)SystemVerilogLexer.get_tokens_unprocessedN)�r r r r r r r r r r r r r r r r r� r r! r" r# r� r$ r% r& r r r r r r' r r( r r r) r r! r" r# r* r+ r, r$ r- r% r. r/ r0 r1 r2 r& r' r( r) r3 r4 r* r+ r5 r6 r7 r, r- r. r8 r9 r: r; r< r/ r0 r1 r2 r3 r= r4 r> r? r5 r@ rA r6 rB rC rD r7 rE rF rG r8 r9 r: r; r< r r= r rH rI rJ r> r? r� rK r@ rA rL rB rC rM rD rE rF rG rN r� r� rO rH rP rI rQ rR rS rJ rK rT rU rL rV rW rX rM rY rZ rN r[ r\ r] r^ r_ rO rP rQ r� r` ra rb rc rR rS rT rU rV rW rX rd r� r� re r� rY rf rg rZ rh ri rj rk rl rm r[ r\ r] r^ r_ rn r` r� ra rb ro rp rc rq rr rd r re rt ru rv rf r� r� rg rh rw ri rx r rj r� rk rl ry rz r{ r� r� r� r� r� r� r| r} rm rn ro r~ rp rq rr rs r� r r� rt r� r� ru r� rv r� r� r� rw r� rx ry rz r� r� )r{ r| r} r~ r r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� )Lr� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� )r� r� r� r� rK r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� )&r� r� r� r� r� r� r� r� r r r r r r r
r r r r
r r r r r r r r r
r r� r r r r
�Classr r r� r� r� r� r� r � s�
c c @ s� e Zd ZdZdZdgZddgZdgZej ej
B Z de fde fde fd e
jfd
ejfd efd ejfd
efdefdeee ej�fdeee e�fdeee eje�fdeee ej�fdeejej�fed�dd�ejfdeee ej�fdeee eje ee eje e� fdeejee e�fd eee�e �d fe d �e d �e d �d!efge d �d!ejfd"e fd#ed$fged�dd�ej fged�dd�efgd�e j fd�e j fd�e j fd�e j!fd�e j"fd�e j#fgd��Z$d�S )�r z:
For VHDL source code.
.. versionadded:: 1.5
Zvhdlz*.vhdlz*.vhdz text/x-vhdlz\nz\s+z\\\nz--.*?$z'(U|X|0|1|Z|W|L|H|-)'z[~!%^&*+=|?:<>/-]z
'[a-z_]\w*z
[()\[\],.;\']z "[^\n\\"]*"z(library)(\s+)([a-z_]\w*)z(use)(\s+)(entity)z (use)(\s+)([a-z_][\w.]*\.)(all)z(use)(\s+)([a-z_][\w.]*)z(std|ieee)(\.[a-z_]\w*)�std�ieee�workz\b)r� z"(entity|component)(\s+)([a-z_]\w*)zN(architecture|configuration)(\s+)([a-z_]\w*)(\s+)(of)(\s+)([a-z_]\w*)(\s+)(is)z ([a-z_]\w*)(:)(\s+)(process|for)z
(end)(\s+)�endblock�types�keywords�numbersz [a-z_]\w*z(\s+)�;z#pop�booleanr� � character�severity_levelrK r� � delay_length�natural�positiver �
bit_vector�file_open_kind�file_open_status�
std_ulogic�std_ulogic_vector� std_logic�std_logic_vectorro r~ �abs�access�afterr �allr � architecture�arrayr � attributer �block�body�buffer�busr$ � component�
configuration�constant�
disconnect�downtor0 r� r1 �entity�exit�filer> rB rC �generic�group�guardedrG �impure�in�inertialrI �is�labelrF �linkage�literal�loop�map�modrR rJ �nextrU rV rM �of�on�openrY �others�outrN �port� postponed� procedure�processrT �range�record�register�reject�remrh �rol�ror�select�severity�signal�shared�sla�sll�sra�srl�subtype�then�to� transportr| �unitsrp rs �variabler� �whenr� rx r� r� z\d{1,2}#[0-9a-f_]+#?z\d+z (\d+\.\d*|\.\d+|\d+)E[+-]?\d+z
X"[0-9a-f_]+"z
O"[0-7_]+"z B"[01_]+")r� r� r� r� r� N)r� r� r� )r� r� r� r� rK r� r� r� r� r r� r� r� r� r� r� r� ro r~ )_r� r� r� r r� r r� r� r r� r r� r� r� r� r$ r� r r r r r0 r� r1 r r r r> rB rC r r r rG r
r r rI r
r rF r r r r r rR rJ r rU rV rM r r r rY r r rN r r r r rT r r r r! r" rh r# r$ r% r& r' r( r) r* r+ r, r- r. r/ r0 r| r1 rp rs r2 r� r3 r� rx r� r� )%r� r� r� r� r� r� r� r� �re� MULTILINE�
IGNORECASE�flagsr r r r
r r
r Z Attributer r r r
r r� r r r r r r r r r r r r� r� r� r� r ! s�
)r� r4 Zpygments.lexerr r r r r r Zpygments.tokenr r r
r r r
r r r �__all__r r r r� r� r� r� �<module>
s ,
{